

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No. .... 10/635,715  
Filing Date ..... August 5, 2003  
Inventor ..... Winston G. Scott  
Assignee ..... Micron Technology, Inc  
Group Art Unit ..... Unknown  
Attorney's Docket No. .... M122-2375  
Title: Methods of Forming Transistor Gates; and Methods of Forming Programmable  
Read-Only Memory Constructions

RECEIVED  
CENTRAL FAX CENTER

OCT 10 2003

TO: Group 2800  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

OFFICIAL

CERTIFICATE OF FACSIMILE TRANSMISSION UNDER 37 CFR 1.8

I hereby certify that the following papers are being facsimile transmitted to the Patent and Trademark Office at (703) 872-9318 on the date shown below:

1. Certificate of Facsimile Transmission.
2. Supplemental Information Disclosure Statement w/PTO-1449.
3. Copy of cited reference.

Dated: Oct. 9, 2003

By: Joanne O'Hare  
JoAnne O'Hare  
WELLS ST. JOHN P.S.  
Telephone (509) 624-4276

NUMBER OF PAGES IN FACSIMILE: 9

OFFICIAL

Inventor: **Winston G. Scott**Title: **Methods of Forming Transistor Gates; and Methods of Forming Programmable Read-Only Memory Constructions**Assignee: **Micron Technology, Inc.**Serial No.: **10/635,715**Filed: **August 5, 2003**RECEIVED  
CENTRAL FAX CENTER

OCT 10 2003

**SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT****PURSUANT TO 37 C.F.R. §§1.56, 1.97 AND 1.98**

In compliance with 37 C.F.R. §§ 1.56, 1.97 and 1.98, the Examiner's attention is directed to the reference listed on the attached Form PTO-1449 and a copy of which is attached. No admission is made regarding whether the submitted reference is prior art.

This Supplemental Information Disclosure Statement is being filed within three months of the filing date of the application or before the mailing of a first Office Action, whichever occurs last. Therefore, no fee is believed to be required. However, in the event that a fee is required for filing this Supplemental Information Disclosure Statement, please charge the fee specified under 37 C.F.R. §1.17(p) to Deposit Account No. 23-0925. Please credit Deposit Account No. 23-0925 with any overpayment of the above fee.

Citation of this reference is respectfully requested.

Respectfully submitted,

Date: 10/9/03Attorney: 

David G. Latwesen, Ph.D.  
Reg. No. 38,533  
Wells St. John P.S.

Form PTO-1449		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE			ATTY. DOCKET NO. M122-2375		SERIAL NO. 10435,715	
LIST OF ART CITED BY APPLICANT (Use several sheets if necessary)					APPLICANT Winston G. Scott			
					FILING DATE August 5, 2003		GROUP Unknown	

  

U.S. PATENT DOCUMENTS							
*Examiner Initial	Document Number	Date	Name	Class	Subclass	Filing Date if Appropriate	
	AA						
	AB						
	AC						
	AD						
	AE						
	AF						
	AG						
	AH						
	AI						
	AI						
	AK						
	AL						

  

FOREIGN PATENT DOCUMENTS							
Document Number	Date	Country	Class	Subclass	Translation		
					Yes	No	
AM							
AN							
AO							
AP							

  

OTHER REFERENCES (including Author, Title, Date, Periodic Pages, Etc.)		
AR		Wolf, S., "Silicon Processing for the VLSI Era", Vol. 1: Process Technology, 1986 Lattice Press, pp. 434-437.
AS		
AT		

  

EXAMINER	DATE CONSIDERED
----------	-----------------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.